




UM8B DIS SYSTEM DIAGRAM







PDC (Power Cap quantities follow UM3)



8/20 Wait Victor check




Check CLK P/N and footprint



SLG: SLG8SP590VTR Seligo QPN: AL8SP590000
 SLG: SLG8SP585VTR Seligo QPN: AL8SP585000
 RSC: RTM875N-632-VB-GRT Realtek QPN: AL000875002


AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



Quanta Computer Inc.
PROJECT : UM8B DIS

U14F

U14





```
VTT_SELECT:
High level 1.05V for Auburndale
Low level 1.1V for Clarksfield
```

VCC_SENSE & VSS_SENSE:
SC(V1.0)P19
100- $\pm 1\%$ pull-down to GND near processor


VSS_SENSE VTT:
SC(VI.0)P20
Connect VSS_SENSE VTT to GND
or can be left floating.
Note: CRB has the VSS_SENSE VTT floating.

```
PROC DPRSLPVR:
SC(V1.0)P19:
It is important to have the resistor stuffing options
in the design for the Turbo functionality.
The stuffing and no-stuffing of the resistors
will depend on the POC configuration of AUB
```

0525 Step : As an option, VTT_SENSE pin on the processor can be left floating. But the platform needs to have the FB (feedback) pin of the VR tied to the VTT plane regulation.




AUBURNDALE/CLARKSFIELD PROCESSOR (GND)





The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K $\pm$ 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1





Flash Descriptor Security Override

GPIO33	Low = Enabled High = Disabled
--------	----------------------------------







(Internal 20K/F pull high to +3.3V_RUN)



Note : GPIO33 is a signal used for Flash Descriptor Security Override/ME Debug Mode. This signal should be only asserted low through an external pull-down in manufacturing or debug environments **ONLY**.

1205 The SATALED# signal is open-collector and requires a weak external pull-up (8.2 k to 10 k) to +V3.3.


Serial ATA LED: This signal is an open-drain output pin driven during SATA command activity. It is to be connected to external circuitry that can provide the current to drive a platform LED. When active, the LED is on. When tri-stated, the LED is off. An external pull-up resistor to Vcc_3 is required.



IBEX PEAK-M (GND)





IBEX PEAK-M (PCI-E,SMBUS,CLK)



IBEX PEAK-M (PCI,USB,NVRAM)






IBEX PEAK-M (DMI,FDI,GPIO)






IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)


IBEX PEAK-M (GND)

10











Remove M2 VREF Function
Intel Design Guide1.5 had remove M2 VREF (I2C programble VREF)

M3 => support for Clarksfield processor

Wait Victor check


for arrandal nc, for clesfied connect










!!!
For M96/92, DPx_VDD10 = 1.1V
For M97 DPx_VDD10 = 1.0V






For Park, Madison production version ASIC is need removed workaround.

Park pre-production build could get the "ENG" marking.

Madison
- date codes up to 0941 are NOT Production Samples
- date codes from 0942 and up are Production Samples





DDR3/GDDR3 Memory Stuff Option	DDR3	DDR3
MVDDQ	1.5V/1.8V	1.5V
Ra	40.2R	40.2R
Rb	100R	100R

ADM1032-1 => Hex 4C (1001 100)
ADM1032-2 => Hex 4D (1001 101)

AL001032001
AL001032002

Designator	For M97-M2	For Madison
R272	10K	10K
R271	0R/Short	680R
R273	NC	NC
C408	2.2nF	68pF





NC for GFX Park portion

Samsung: AKD5LGGT505

Hynix: AKD5LZGTW03



Quanta Computer Inc.


PROJECT : UM8B DIS





Size	Document Number	Page
------	-----------------	------


Madison DDR3 A 512M

Date:	Wednesday, November 25, 2009	Sheet	19	of	46
-------	------------------------------	-------	----	----	----

www.vinafix.vn







2nd source:AKE3GZN0N00



+3.3V_ALW

需加COIN BATTERY 料號IN BOM

32Mbit (4M Byte)

```
7    SPI_CS0#
7    SPI_CLK
7    SPI_SI
7    SPI_SO
```




Close to U4

For HSPI Function


eSATA and USB To DB

External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently





Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.

Place ESD diodes as close as USB connector.





USB and eSATA Conn.




Place one 150uF cap by each USB connector.
Each channel is 1A

Support Dell BT365 (Little Stone) module Bluetooth BTB Conn




SATA Connector.




+3.3V_RUN Place caps close to connector.




+5V_RUN Place caps close to connector.




ODD Connector



+5V_RUN Place caps close to connector.




Touch Pad



KEYBOARD CONNECTOR

Top side

25 KSO[0.16]
25 KSI[0.7]




100P CAPS CLOSE TO JKB1


Power

High output current driver 24mA

check output current for 3 LED



HDD activity LED.




Battery

ORANGE (1:3)

$I_f = 5\text{mA}$
 $V_f = 2.4\text{V}$


WHITE (2:4)


$I_f = 5\text{mA}$
 $V_f = 3.2\text{V}$



UM3_DIS_20090824_1000_SSI_STEPHEN.DSN


3VALW ON POWER LOGIC



[illegible]

SYS_SHD# ALERT#	4.7K	6.8K	10K	15K	22K	33K
4.7K	77'C	83'C	89'C	95'C	101'C	107'C
6.8K	78'C	84'C	90'C	96'C	102'C	108'C
10K	79'C	85'C	91'C	97'C	103'C	109'C
15K	80'C	86'C	92'C	98'C	104'C	110'C
22K	81'C	87'C	93'C	99'C	105'C	111'C
33K	82'C	88'C	94'C	100'C	106'C	112'C

Check PWRGD Voltage




+5V_SUS
Fs=200K
TDC : 7.8A
OCP : 11.1A

+3.3V_ALW
Control IC: RT8206B
H/S MOSFET: FDMC8884 (Fairchild), Qg=6.1nC, Rds(on)=26mohm, PD:3.1W
L/S MOSFET: FDMC8296 (Fairchild), Qg=12nC, Rds(on)=22mohm, PD:3.1W
Inductor: 3 3.3UH, 30%8A (TPRH10D45F-3R8Y-F02) (TTA), DCR=21mohm
Output Cap: 1*330U, 6.3V (20%ESR17, 7343)



+3.3V_ALW
Fs=250K
TDC : 6.38(UMA) ; 7.6A(DIS)
OCP : 9.11(UMA) ; 10.9A(DIS)


+3.3V_ALW
Control IC: RT8206B
H/S MOSFET: FDMC8884 (Fairchild), Qg=6.1nC, Rds(on)=26mohm, PD:3.1W
L/S MOSFET: FDMC8296 (Fairchild), Qg=12nC, Rds(on)=22mohm, PD:3.1W
Inductor: 3 3.3UH, 30%8A (TPRH10D45F-3R8Y-F02) (TTA), DCR=21mohm
Output Cap: 1*330U, 6.3V (20%ESR17, 7343)


Ton	GND	VREF2 or Float	5V
Channel1 Fs	400 kHz	300 kHz	200 kHz
Channel2 Fs	500 kHz	375 kHz	250 kHz





GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	+VCC_GFX_CORE
LOW	LOW	0.9V
HIGH	LOW	0.95V
LOW	HIGH	1.07V(N/A)
HIGH	HIGH	1.12V(ONLY FOR PARK)














UM8B_ X00 Power On Timing(BATTERY MODE BY SOFTWARE SETUP, W/O ADAPTOR)



www.vinafix.vn

Power Design Block Diagram





UM8B_ X00 Power On Timing(BATTERY MODE BY SOFTWARE SETUP, W/O ADAPTOR)

